Files
Ciro Santilli 3e40ac19d9 hello-world
2021-03-24 00:00:01 +00:00

8 lines
97 B
Verilog

module main;
initial
begin
$display("Hello World");
$finish;
end
endmodule